【STM32】FSMC相关函数和类型
2024-06-07 16:05:09
00. 目录
文章目录
- 00. 目录
- 01. 概述
- 02. 相关类型
- 03. 相关函数
- 04. 结构体封装
- 05. 预留
- 06. 附录
- 07. 声明
01. 概述
FSMC 相关的库函数分布在 stm32f4xx_fsmc.c 文件和头文件 stm32f4xx_fsmc.h 中。
02. 相关类型
FSMC_NORSRAMTimingInitTypeDef类型
/** * @brief Timing parameters For NOR/SRAM Banks */
typedef struct
{uint32_t FSMC_AddressSetupTime; /*!< Defines the number of HCLK cycles to configurethe duration of the address setup time. This parameter can be a value between 0 and 0xF.@note This parameter is not used with synchronous NOR Flash memories. */uint32_t FSMC_AddressHoldTime; /*!< Defines the number of HCLK cycles to configurethe duration of the address hold time.This parameter can be a value between 0 and 0xF. @note This parameter is not used with synchronous NOR Flash memories.*/uint32_t FSMC_DataSetupTime; /*!< Defines the number of HCLK cycles to configurethe duration of the data setup time.This parameter can be a value between 0 and 0xFF.@note This parameter is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. */uint32_t FSMC_BusTurnAroundDuration; /*!< Defines the number of HCLK cycles to configurethe duration of the bus turnaround.This parameter can be a value between 0 and 0xF.@note This parameter is only used for multiplexed NOR Flash memories. */uint32_t FSMC_CLKDivision; /*!< Defines the period of CLK clock output signal, expressed in number of HCLK cycles.This parameter can be a value between 1 and 0xF.@note This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. */uint32_t FSMC_DataLatency; /*!< Defines the number of memory clock cycles to issueto the memory before getting the first data.The parameter value depends on the memory type as shown below:- It must be set to 0 in case of a CRAM- It is don't care in asynchronous NOR, SRAM or ROM accesses- It may assume a value between 0 and 0xF in NOR Flash memorieswith synchronous burst mode enable */uint32_t FSMC_AccessMode; /*!< Specifies the asynchronous access mode. This parameter can be a value of @ref FSMC_Access_Mode */
}FSMC_NORSRAMTimingInitTypeDef;
FSMC_NORSRAMInitTypeDef类型
/** * @brief FSMC NOR/SRAM Init structure definition*/
typedef struct
{uint32_t FSMC_Bank; /*!< Specifies the NOR/SRAM memory bank that will be used.This parameter can be a value of @ref FSMC_NORSRAM_Bank */uint32_t FSMC_DataAddressMux; /*!< Specifies whether the address and data values aremultiplexed on the data bus or not. This parameter can be a value of @ref FSMC_Data_Address_Bus_Multiplexing */uint32_t FSMC_MemoryType; /*!< Specifies the type of external memory attached tothe corresponding memory bank.This parameter can be a value of @ref FSMC_Memory_Type */uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width.This parameter can be a value of @ref FSMC_Data_Width */uint32_t FSMC_BurstAccessMode; /*!< Enables or disables the burst access mode for Flash memory,valid only with synchronous burst Flash memories.This parameter can be a value of @ref FSMC_Burst_Access_Mode */uint32_t FSMC_AsynchronousWait; /*!< Enables or disables wait signal during asynchronous transfers,valid only with asynchronous Flash memories.This parameter can be a value of @ref FSMC_AsynchronousWait */ uint32_t FSMC_WaitSignalPolarity; /*!< Specifies the wait signal polarity, valid only when accessingthe Flash memory in burst mode.This parameter can be a value of @ref FSMC_Wait_Signal_Polarity */uint32_t FSMC_WrapMode; /*!< Enables or disables the Wrapped burst access mode for Flashmemory, valid only when accessing Flash memories in burst mode.This parameter can be a value of @ref FSMC_Wrap_Mode */uint32_t FSMC_WaitSignalActive; /*!< Specifies if the wait signal is asserted by the memory oneclock cycle before the wait state or during the wait state,valid only when accessing memories in burst mode. This parameter can be a value of @ref FSMC_Wait_Timing */uint32_t FSMC_WriteOperation; /*!< Enables or disables the write operation in the selected bank by the FSMC. This parameter can be a value of @ref FSMC_Write_Operation */uint32_t FSMC_WaitSignal; /*!< Enables or disables the wait state insertion via waitsignal, valid for Flash memory access in burst mode. This parameter can be a value of @ref FSMC_Wait_Signal */uint32_t FSMC_ExtendedMode; /*!< Enables or disables the extended mode.This parameter can be a value of @ref FSMC_Extended_Mode */uint32_t FSMC_WriteBurst; /*!< Enables or disables the write burst operation.This parameter can be a value of @ref FSMC_Write_Burst */ FSMC_NORSRAMTimingInitTypeDef* FSMC_ReadWriteTimingStruct; /*!< Timing Parameters for write and read access if the Extended Mode is not used*/ FSMC_NORSRAMTimingInitTypeDef* FSMC_WriteTimingStruct; /*!< Timing Parameters for write access if the Extended Mode is used*/
}FSMC_NORSRAMInitTypeDef;
FSMC_NAND_PCCARDTimingInitTypeDef类型
/** * @brief Timing parameters For FSMC NAND and PCCARD Banks*/
typedef struct
{uint32_t FSMC_SetupTime; /*!< Defines the number of HCLK cycles to setup address beforethe command assertion for NAND Flash read or write accessto common/Attribute or I/O memory space (depending onthe memory space timing to be configured).This parameter can be a value between 0 and 0xFF.*/uint32_t FSMC_WaitSetupTime; /*!< Defines the minimum number of HCLK cycles to assert thecommand for NAND Flash read or write access tocommon/Attribute or I/O memory space (depending on thememory space timing to be configured). This parameter can be a number between 0x00 and 0xFF */uint32_t FSMC_HoldSetupTime; /*!< Defines the number of HCLK clock cycles to hold address(and data for write access) after the command de-assertionfor NAND Flash read or write access to common/Attributeor I/O memory space (depending on the memory space timingto be configured).This parameter can be a number between 0x00 and 0xFF */uint32_t FSMC_HiZSetupTime; /*!< Defines the number of HCLK clock cycles during which thedata bus is kept in HiZ after the start of a NAND Flashwrite access to common/Attribute or I/O memory space (dependingon the memory space timing to be configured).This parameter can be a number between 0x00 and 0xFF */
}FSMC_NAND_PCCARDTimingInitTypeDef;
FSMC_NANDInitTypeDef类型
/** * @brief FSMC NAND Init structure definition*/
typedef struct
{uint32_t FSMC_Bank; /*!< Specifies the NAND memory bank that will be used.This parameter can be a value of @ref FSMC_NAND_Bank */uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the NAND Memory Bank.This parameter can be any value of @ref FSMC_Wait_feature */uint32_t FSMC_MemoryDataWidth; /*!< Specifies the external memory device width.This parameter can be any value of @ref FSMC_Data_Width */uint32_t FSMC_ECC; /*!< Enables or disables the ECC computation.This parameter can be any value of @ref FSMC_ECC */uint32_t FSMC_ECCPageSize; /*!< Defines the page size for the extended ECC.This parameter can be any value of @ref FSMC_ECC_Page_Size */uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure thedelay between CLE low and RE low.This parameter can be a value between 0 and 0xFF. */uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure thedelay between ALE low and RE low.This parameter can be a number between 0x0 and 0xFF */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */
}FSMC_NANDInitTypeDef;
FSMC_PCCARDInitTypeDef类型
/** * @brief FSMC PCCARD Init structure definition*/typedef struct
{uint32_t FSMC_Waitfeature; /*!< Enables or disables the Wait feature for the Memory Bank.This parameter can be any value of @ref FSMC_Wait_feature */uint32_t FSMC_TCLRSetupTime; /*!< Defines the number of HCLK cycles to configure thedelay between CLE low and RE low.This parameter can be a value between 0 and 0xFF. */uint32_t FSMC_TARSetupTime; /*!< Defines the number of HCLK cycles to configure thedelay between ALE low and RE low.This parameter can be a number between 0x0 and 0xFF */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_CommonSpaceTimingStruct; /*!< FSMC Common Space Timing */FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_AttributeSpaceTimingStruct; /*!< FSMC Attribute Space Timing */ FSMC_NAND_PCCARDTimingInitTypeDef* FSMC_IOSpaceTimingStruct; /*!< FSMC IO Space Timing */
}FSMC_PCCARDInitTypeDef;
相关宏定义
/** @defgroup FSMC_Exported_Constants* @{*//** @defgroup FSMC_NORSRAM_Bank * @{*/
#define FSMC_Bank1_NORSRAM1 ((uint32_t)0x00000000)
#define FSMC_Bank1_NORSRAM2 ((uint32_t)0x00000002)
#define FSMC_Bank1_NORSRAM3 ((uint32_t)0x00000004)
#define FSMC_Bank1_NORSRAM4 ((uint32_t)0x00000006)
/*** @}*//** @defgroup FSMC_NAND_Bank * @{*/
#define FSMC_Bank2_NAND ((uint32_t)0x00000010)
#define FSMC_Bank3_NAND ((uint32_t)0x00000100)
/*** @}*//** @defgroup FSMC_PCCARD_Bank * @{*/
#define FSMC_Bank4_PCCARD ((uint32_t)0x00001000)
/*** @}*/#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \((BANK) == FSMC_Bank1_NORSRAM2) || \((BANK) == FSMC_Bank1_NORSRAM3) || \((BANK) == FSMC_Bank1_NORSRAM4))#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \((BANK) == FSMC_Bank3_NAND))#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \((BANK) == FSMC_Bank3_NAND) || \((BANK) == FSMC_Bank4_PCCARD))#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \((BANK) == FSMC_Bank3_NAND) || \((BANK) == FSMC_Bank4_PCCARD))/** @defgroup FSMC_NOR_SRAM_Controller * @{*//** @defgroup FSMC_Data_Address_Bus_Multiplexing * @{*/#define FSMC_DataAddressMux_Disable ((uint32_t)0x00000000)
#define FSMC_DataAddressMux_Enable ((uint32_t)0x00000002)
#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \((MUX) == FSMC_DataAddressMux_Enable))
/*** @}*//** @defgroup FSMC_Memory_Type * @{*/#define FSMC_MemoryType_SRAM ((uint32_t)0x00000000)
#define FSMC_MemoryType_PSRAM ((uint32_t)0x00000004)
#define FSMC_MemoryType_NOR ((uint32_t)0x00000008)
#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \((MEMORY) == FSMC_MemoryType_PSRAM)|| \((MEMORY) == FSMC_MemoryType_NOR))
/*** @}*//** @defgroup FSMC_Data_Width * @{*/#define FSMC_MemoryDataWidth_8b ((uint32_t)0x00000000)
#define FSMC_MemoryDataWidth_16b ((uint32_t)0x00000010)
#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \((WIDTH) == FSMC_MemoryDataWidth_16b))
/*** @}*//** @defgroup FSMC_Burst_Access_Mode * @{*/#define FSMC_BurstAccessMode_Disable ((uint32_t)0x00000000)
#define FSMC_BurstAccessMode_Enable ((uint32_t)0x00000100)
#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \((STATE) == FSMC_BurstAccessMode_Enable))
/*** @}*//** @defgroup FSMC_AsynchronousWait * @{*/
#define FSMC_AsynchronousWait_Disable ((uint32_t)0x00000000)
#define FSMC_AsynchronousWait_Enable ((uint32_t)0x00008000)
#define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || \((STATE) == FSMC_AsynchronousWait_Enable))
/*** @}*//** @defgroup FSMC_Wait_Signal_Polarity * @{*/
#define FSMC_WaitSignalPolarity_Low ((uint32_t)0x00000000)
#define FSMC_WaitSignalPolarity_High ((uint32_t)0x00000200)
#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \((POLARITY) == FSMC_WaitSignalPolarity_High))
/*** @}*//** @defgroup FSMC_Wrap_Mode * @{*/
#define FSMC_WrapMode_Disable ((uint32_t)0x00000000)
#define FSMC_WrapMode_Enable ((uint32_t)0x00000400)
#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \((MODE) == FSMC_WrapMode_Enable))
/*** @}*//** @defgroup FSMC_Wait_Timing * @{*/
#define FSMC_WaitSignalActive_BeforeWaitState ((uint32_t)0x00000000)
#define FSMC_WaitSignalActive_DuringWaitState ((uint32_t)0x00000800)
#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))
/*** @}*//** @defgroup FSMC_Write_Operation * @{*/
#define FSMC_WriteOperation_Disable ((uint32_t)0x00000000)
#define FSMC_WriteOperation_Enable ((uint32_t)0x00001000)
#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \((OPERATION) == FSMC_WriteOperation_Enable))
/*** @}*//** @defgroup FSMC_Wait_Signal * @{*/
#define FSMC_WaitSignal_Disable ((uint32_t)0x00000000)
#define FSMC_WaitSignal_Enable ((uint32_t)0x00002000)
#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \((SIGNAL) == FSMC_WaitSignal_Enable))
/*** @}*//** @defgroup FSMC_Extended_Mode * @{*/
#define FSMC_ExtendedMode_Disable ((uint32_t)0x00000000)
#define FSMC_ExtendedMode_Enable ((uint32_t)0x00004000)#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \((MODE) == FSMC_ExtendedMode_Enable))
/*** @}*//** @defgroup FSMC_Write_Burst * @{*/#define FSMC_WriteBurst_Disable ((uint32_t)0x00000000)
#define FSMC_WriteBurst_Enable ((uint32_t)0x00080000)
#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \((BURST) == FSMC_WriteBurst_Enable))
/*** @}*//** @defgroup FSMC_Address_Setup_Time * @{*/
#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) <= 0xF)
/*** @}*//** @defgroup FSMC_Address_Hold_Time * @{*/
#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) <= 0xF)
/*** @}*//** @defgroup FSMC_Data_Setup_Time * @{*/
#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) > 0) && ((TIME) <= 0xFF))
/*** @}*//** @defgroup FSMC_Bus_Turn_around_Duration * @{*/
#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) <= 0xF)
/*** @}*//** @defgroup FSMC_CLK_Division * @{*/
#define IS_FSMC_CLK_DIV(DIV) ((DIV) <= 0xF)
/*** @}*//** @defgroup FSMC_Data_Latency * @{*/
#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) <= 0xF)
/*** @}*//** @defgroup FSMC_Access_Mode * @{*/
#define FSMC_AccessMode_A ((uint32_t)0x00000000)
#define FSMC_AccessMode_B ((uint32_t)0x10000000)
#define FSMC_AccessMode_C ((uint32_t)0x20000000)
#define FSMC_AccessMode_D ((uint32_t)0x30000000)
#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \((MODE) == FSMC_AccessMode_B) || \((MODE) == FSMC_AccessMode_C) || \((MODE) == FSMC_AccessMode_D))
/*** @}*//*** @}*//** @defgroup FSMC_NAND_PCCARD_Controller * @{*//** @defgroup FSMC_Wait_feature * @{*/
#define FSMC_Waitfeature_Disable ((uint32_t)0x00000000)
#define FSMC_Waitfeature_Enable ((uint32_t)0x00000002)
#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \((FEATURE) == FSMC_Waitfeature_Enable))
/*** @}*//** @defgroup FSMC_ECC * @{*/
#define FSMC_ECC_Disable ((uint32_t)0x00000000)
#define FSMC_ECC_Enable ((uint32_t)0x00000040)
#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \((STATE) == FSMC_ECC_Enable))
/*** @}*//** @defgroup FSMC_ECC_Page_Size * @{*/
#define FSMC_ECCPageSize_256Bytes ((uint32_t)0x00000000)
#define FSMC_ECCPageSize_512Bytes ((uint32_t)0x00020000)
#define FSMC_ECCPageSize_1024Bytes ((uint32_t)0x00040000)
#define FSMC_ECCPageSize_2048Bytes ((uint32_t)0x00060000)
#define FSMC_ECCPageSize_4096Bytes ((uint32_t)0x00080000)
#define FSMC_ECCPageSize_8192Bytes ((uint32_t)0x000A0000)
#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \((SIZE) == FSMC_ECCPageSize_512Bytes) || \((SIZE) == FSMC_ECCPageSize_1024Bytes) || \((SIZE) == FSMC_ECCPageSize_2048Bytes) || \((SIZE) == FSMC_ECCPageSize_4096Bytes) || \((SIZE) == FSMC_ECCPageSize_8192Bytes))
/*** @}*//** @defgroup FSMC_TCLR_Setup_Time * @{*/
#define IS_FSMC_TCLR_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_TAR_Setup_Time * @{*/
#define IS_FSMC_TAR_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_Setup_Time * @{*/
#define IS_FSMC_SETUP_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_Wait_Setup_Time * @{*/
#define IS_FSMC_WAIT_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_Hold_Setup_Time * @{*/
#define IS_FSMC_HOLD_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_HiZ_Setup_Time * @{*/
#define IS_FSMC_HIZ_TIME(TIME) ((TIME) <= 0xFF)
/*** @}*//** @defgroup FSMC_Interrupt_sources * @{*/
#define FSMC_IT_RisingEdge ((uint32_t)0x00000008)
#define FSMC_IT_Level ((uint32_t)0x00000010)
#define FSMC_IT_FallingEdge ((uint32_t)0x00000020)
#define IS_FSMC_IT(IT) ((((IT) & (uint32_t)0xFFFFFFC7) == 0x00000000) && ((IT) != 0x00000000))
#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \((IT) == FSMC_IT_Level) || \((IT) == FSMC_IT_FallingEdge))
/*** @}*//** @defgroup FSMC_Flags * @{*/
#define FSMC_FLAG_RisingEdge ((uint32_t)0x00000001)
#define FSMC_FLAG_Level ((uint32_t)0x00000002)
#define FSMC_FLAG_FallingEdge ((uint32_t)0x00000004)
#define FSMC_FLAG_FEMPT ((uint32_t)0x00000040)
#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \((FLAG) == FSMC_FLAG_Level) || \((FLAG) == FSMC_FLAG_FallingEdge) || \((FLAG) == FSMC_FLAG_FEMPT))#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint32_t)0xFFFFFFF8) == 0x00000000) && ((FLAG) != 0x00000000))
03. 相关函数
/* NOR/SRAM Controller functions **********************************************/
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank);
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct);
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState);/* NAND Controller functions **************************************************/
void FSMC_NANDDeInit(uint32_t FSMC_Bank);
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct);
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState);
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState);
uint32_t FSMC_GetECC(uint32_t FSMC_Bank);/* PCCARD Controller functions ************************************************/
void FSMC_PCCARDDeInit(void);
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct);
void FSMC_PCCARDCmd(FunctionalState NewState);/* Interrupts and flags management functions **********************************/
void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState);
FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);
void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);
ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT);
void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT);
04. 结构体封装
typedef struct
{__IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
} FSMC_Bank1_TypeDef; /** * @brief Flexible Static Memory Controller Bank1E*/typedef struct
{__IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
} FSMC_Bank1E_TypeDef;/** * @brief Flexible Static Memory Controller Bank2*/typedef struct
{__IO uint32_t PCR2; /*!< NAND Flash control register 2, Address offset: 0x60 */__IO uint32_t SR2; /*!< NAND Flash FIFO status and interrupt register 2, Address offset: 0x64 */__IO uint32_t PMEM2; /*!< NAND Flash Common memory space timing register 2, Address offset: 0x68 */__IO uint32_t PATT2; /*!< NAND Flash Attribute memory space timing register 2, Address offset: 0x6C */uint32_t RESERVED0; /*!< Reserved, 0x70 */__IO uint32_t ECCR2; /*!< NAND Flash ECC result registers 2, Address offset: 0x74 */
} FSMC_Bank2_TypeDef;/** * @brief Flexible Static Memory Controller Bank3*/typedef struct
{__IO uint32_t PCR3; /*!< NAND Flash control register 3, Address offset: 0x80 */__IO uint32_t SR3; /*!< NAND Flash FIFO status and interrupt register 3, Address offset: 0x84 */__IO uint32_t PMEM3; /*!< NAND Flash Common memory space timing register 3, Address offset: 0x88 */__IO uint32_t PATT3; /*!< NAND Flash Attribute memory space timing register 3, Address offset: 0x8C */uint32_t RESERVED0; /*!< Reserved, 0x90 */__IO uint32_t ECCR3; /*!< NAND Flash ECC result registers 3, Address offset: 0x94 */
} FSMC_Bank3_TypeDef;/** * @brief Flexible Static Memory Controller Bank4*/typedef struct
{__IO uint32_t PCR4; /*!< PC Card control register 4, Address offset: 0xA0 */__IO uint32_t SR4; /*!< PC Card FIFO status and interrupt register 4, Address offset: 0xA4 */__IO uint32_t PMEM4; /*!< PC Card Common memory space timing register 4, Address offset: 0xA8 */__IO uint32_t PATT4; /*!< PC Card Attribute memory space timing register 4, Address offset: 0xAC */__IO uint32_t PIO4; /*!< PC Card I/O space timing register 4, Address offset: 0xB0 */
} FSMC_Bank4_TypeDef;
05. 预留
06. 附录
6.1 【STM32】STM32系列教程汇总
网址：【STM32】STM32系列教程汇总
07. 声明
该教程参考了正点原子的《STM32 F4 开发指南》
【STM32】FSMC相关函数和类型相关推荐
- 【STM32】RTC相关函数和类型
00. 目录 文章目录 00. 目录 01. 概述 02. 相关类型 03. 相关函数 04. 结构体封装 05. 预留 06. 附录 07. 声明 01. 概述 RTC相关函数和类型主要在stm32 ...
- 【STM32】GPIO相关函数和类型
00. 目录 文章目录 00. 目录 01. GPIO固件库概述 02. GPIO相关类型 03. GPIO相关宏 04. GPIO相关函数 05. GPIO其它相关 06. 附录 07. 声明 01 ...
- STM32 FSMC/FMC原理保姆级讲解(二)
上一话我们说了FSMC的基本原理及控制逻辑,这一讲我们来说下FSMC如何通过HAL库来进行配置,及具体参数 STM32 FSMC/FMC原理保姆级讲解(一) FSMC的初始化 在使用SRAM之前,我们 ...
- STM32 FSMC/FMC原理保姆级讲解(一)
FSMC通俗讲解 FSMC 框图 FMC引脚说明 FMC地址映射 FSMC不同位宽操作 FSMC寄存器 FSMC时钟 FSMC 四种模式 FSMC参数设置 FSMC 控制异步 NOR FLASH 的时 ...
- STM32 FSMC简介（二）
以下内容整理自<STM32中文参考手册>.正点原子<STM32F1开发指南--库函数版>.野火<零死角玩转STM32F103霸道V2>,仅为个人学习方便所整理 4. ...
- STM32 FSMC学习笔记+补充（LCD的FSMC配置）
STM32 FSMC学习笔记+补充(LCD的FSMC配置) STM32 FSMC学习笔记 STM32 FSMC的用法--LCD 转载于:https://www.cnblogs.com/LittleTi ...
- STM32 FSMC接口驱动4.3寸TFT LCD屏
STM32 FSMC接口驱动4.3寸TFT LCD屏 STM32的FSMC接口是并行总线接口,可以用于驱动存储芯片如FLASH/SRAM等,也可以用于驱动并口LCD屏. 这里以STM32F103VET ...
- STM32 FSMC 驱动16脚12864lcd液晶显示屏
写在前面 在学习了两天STM32 FSMC后,总算是拿这个东西做了第一个应用,关于FSMC是什么东西怎么用,CSDN中有很多介绍,但是,估计新手刚看都是一头雾水(我就是),不过,你仍必须反反复复地看, ...
- 8、STM32 FSMC驱动LCD(ILI93xx)
本文使用FSMC驱动LCD显示,关于建议先看之前的7.STM32 FSMC驱动SRAM一文 硬件连接: 一.CubeMx配置FSMC驱动LCD ILI93xx 此章只为快速使用LCD,不涉及原理.指令 ...
最新文章
- 比特币现金（BCH），存在网络上的隐形矿工哈希率分布
- 自己做的压测实例(亲测)
- Restorator V2009 单文件版
- 《Adobe After Effects CS6完全剖析》——动画：最重要的是关系
- 有问有答 | AWS使用精华问答，带您开启 AWS 上的云计算之旅！
- ruby mysql 驱动_windows下Rails安装MySql驱动的配置
- 【XDA汉化组编写】Android软件汉化/精简/去广告/优化教程 FAQ
- 惠斯通电桥信号调理芯片_变频器通电后无反应，如何检查维修？
- mysql 字符串的hash函数_【转载】字符串Hash函数比较
- 36家健康类公益组织联名举报百度
- c语言必背数据结构_c语言必背代码有哪些？
- 一些又用的国内著名期刊
- html5网页宠物窝,11款融进家装的宠物窝设计 简直萌翻了！！
- Hyperlynx学习心得
- 怎么快速将图片表格转换为Excel表格？
- Ele睡眠面膜，祛痘、去痘印、美白功效
- 蚊子132 主要负责 FreeEIM 的文件读写模块
- 2021最新 阿里云ECS搭建我的世界服务器
- IOC/Di与Aop
- linux 5识别网卡,redhat Linux 5.0 如何识别网卡和安装驱动
热门文章
- Windows SharePoint Services 3.0编码开发工具和技巧(Part 1 of 2)
- IPC 和 RPC (呵呵，我感觉我应该要钻研到这个深度啦)
- javascript王者归来--属性和方法的类型
- python怎么和sql一起用_自己写的Python数据库连接类和sql语句拼接方法
- 折半查找的思想及源码_结构与算法(04)：排序规则与查找算法
- spwm逆变器双极性matlab教程,三相逆变器双极性SPWM调制技术的仿真（论文资料）.doc...
- 电脑剪贴板在哪里打开_这个小玩意让手机的推送无缝显示在电脑上_办公软件...
- linux服务器管理书籍,linux服务器管理
- Java黑皮书课后题第8章：***8.35（最大块）给定一个元素为0或者1的方阵，编写程序，找到一个元素都为1的最大的子方阵。程序提示用户输入矩阵的行数。然后显示最大的子方阵的第一个元素、行数
- php 静态扩展,thinkphp5行为扩展实现html静态缓存设置