NCO IP Core

NCO IP Core Features

• 32-bit precision for angle and magnitude
• Source interface compatible with the Avalon Interface Specification
• Multiple NCO architectures:
— Multiplier-based implementation using DSP blocks or logic elements (LEs),
(single cycle and multi-cycle)
— Parallel or serial CORDIC-based implementation
— ROM-based implementation using embedded array blocks (EABs), embedded
system blocks (ESBs), or external ROM
• Single or dual outputs (sine/cosine)
• Variable width frequency modulation input
• Variable width phase modulation input
• User-defined frequency resolution, angular precision, and magnitude precision
• Frequency hopping
• Multichannel capability
• Simulation files and architecture-specific testbenches for VHDL and Verilog HDL
• Dual-output oscillator and quaternary frequency shift keying (QFSK) modulator
example designs

Typically, you can use NCOs in communication systems as quadrature carrier
generators in I-Q mixers, in which baseband data is modulated onto the orthogonal
carriers in one of a variety of ways.

Simple Modulator

You can also use NCOs in all-digital phase-locked-loops (PLLs) for carrier
synchronization in communications receivers, or as standalone frequency shift keying
(FSK) or phase shift keying (PSK) modulators. In these applications, the phase or the
frequency of the output waveform varies directly according to an input data stream.
You can implement ROM-based, CORDIC-based, and multiplier-based NCO
architectures,. The wizard also includes time and frequency domain graphs that
dynamically display the functionality of the NCO, based on your parameter settings.
To decide which NCO implementation to use, consider the spectral purity, frequency
resolution, performance, throughput, and required device resources. Also, consider
the trade-offs between some or all of these parameters.

The NCO IP core allows you to generate a variety of NCO architectures. Your custom
NCO includes both time- and frequency-domain analysis tools. The custom NCO
outputs a sinusoidal waveform in two's complement representation.
The waveform for the generated sine wave is defined by the following equation:

where:
• T is the operating clock period
• fO is the unmodulated output frequency based on the input value ϕINC
• fFM is a frequency modulating parameter based on the input value ϕFM
• ΦPM is derived from the phase modulation input value P and the number of bits
(Pwidth) used for this value by the equation: ϕPM = P/2^Pwidth
• ΦDITH is the internal dithering value
• A is 2N-1 where N is the magnitude precision (and N is an integer in the range 10
to 32
The generated output frequency, fo for a given phase increment, ϕinc is determined by
the equation: f0 = ϕinc fclk / 2M Hz
where M is the accumulator precision and fclk is the clock frequency
The minimum possible output frequency waveform is generated for the case where
ϕinc= 1. This case is also the smallest observable frequency at the output of the NCO,
also known as the frequency resolution of the NCO, fres given in Hz by the equation:

For example, if a 100 MHz clock drives an NCO with an accumulator precision of 32
bits, the frequency resolution of the oscillator is 0.0233 Hz. For an output frequency of
6.25 MHz from this oscillator, you should apply an input phase increment of:

The NCO MegaCore function automatically calculates this value, using the specified
parameters. IP Toolbench also sets the value of the phase increment in all testbenches
and vector source files it generates.
Similarly, the generated output frequency, fFM for a given frequency modulation
increment, ϕFM is determined by the equation:

where F is the modulator resolution
The angular precision of an NCO is the phase angle precision before the polar-to-
cartesian transformation. The magnitude precision is the precision to which the sine
and/or cosine of that phase angle can be represented. The effects of reduction or
augmentation of the angular, magnitude, accumulator precision on the synthesized
waveform vary across NCO architectures and for different fo/fclk ratios.
You can view these effects in the NCO time and frequency domain graphs as you
change the NCO IP core parameters.

NCO IP Core相关推荐

H.265 HD 和H.265 4K Video Encoder IP Core
H.265 HD 和H.265 4K Video Encoder IP Core H.265 HD Video Encoder IP Core(H.265 HD Video/Audio Encoder ...
FPGA设计心得（4）Aurora IP core 的定制详情记录
文章目录写在前面 IP核定制页面预览 IP核定制详解 lane width Line Rate GT REFCLK (MHz) INIT clk (MHz) DRP clk (MHz) Datafl ...
Xilinx FIR IP core滤波器系数的重载方法
总结起来就是有两种方法,一种是只利用config channel 来选择滤波器组,另外一种方法是使用reload channel 动态输入滤波器组的系数值,然后配合使用config channel 来 ...
FPGA DVB-S2 FEC 信道译码 BCH译码器 LDPC译码器解交织器 IP core
完全自主知识产权,全部代码自研.可多种形式授权. 基于FPGA的DVB-S2接收机IP core,含BCH译码IP.LDPC译码IP.解交织IP. (1)支持DVB-S2标准中BCH码全部编码样式: ...
基于FPGA的DVB-S2、DVB-S2X标准的 LDPC 编码IP、译码 IP core
IP Core特点: 1.全部代码由FPGA代码实现: 2.支持DVB-S2.DVB-S2X全部格式: 3.支持编码.译码: 4.支持标标准中16200.32400.64800三种帧长: 5.支持AC ...
什么是IP Core？
IP核是指用于产品应用专用集成电路(ASIC)或者可编辑逻辑器件(FPGA)的逻辑块或数据块.将一些在数字电路中常用但比较复杂的功能块,如FIR滤波器,SDRAM控制器,PCI接口等等设计成可修改参数 ...
AXI USB 2.0设备IP Core指导手册（第一章）
IP Facts 一.介绍 AXI USB2.0设备核为用户设计提供一个USB接口.该接口适用于以USB为中心的高性能设计.桥接和遗留端口更换操作. 二.特性 1.基于AXI4规范的AXI接口. 2. ...
SRIO IP Core license for VC709 ethenet 40/50G subsystem IP core license for VCU118
SRIO IP Core license for VC709 & ethenet 40/50G subsystem IP core license for VCU118 百度网盘链接: htt ...
【紫光同创PGL22G学习】三、以PLL为例，学习IP core使用
导读:在很多 FPGA 芯片内部都集成了 PLL,其他厂商可能不叫 PLL,但是也有类似的功能模块,通过 PLL 可以倍频分频,产生其他很多时钟.本实验通过调用 PLL IP core 来学习 PLL ...

NCO IP Core

NCO IP Core相关推荐

最新文章

热门文章